SEMATECH, Poongsan Partner to Develop High Pressure Anneal Processes in Semiconductor Manufacturing

SEMATECH today announced that Poongsan, a leading producer of annealing furnaces, has joined its Front End Processes (FEP) program, and will work with SEMATECH to explore high-pressure anneal (HPA) techniques for silicon and non-silicon channel materials to improve device performance and reliability for next-generation technologies.

Today, the solid-state device community is investigating non-silicon, high-mobility materials to increase carrier mobility within the device channels and improve overall transistor performance. High-mobility channels such as germanium and III-V compounds have the potential to operate at high speeds with low operating power and may be used in mainstream semiconductor CMOS technologies in the future. However, numerous manufacturing challenges associated with high-mobility channels such as processes, tools, device test structures and environment, safety, and health issues need to be addressed before these materials-based solutions are brought to manufacturing.

Since 2006, Poongsan and SEMATECH have partnered in tool and process development projects that have successfully demonstrated the technical merits of a high pressure annealing furnace.

“Working with SEMATECH, we have demonstrated that high-pressure anneals are both effective and manufacturing-worthy approaches to high-k/Si interface defect passivation. From this work, we have gone on to develop and ship production-worthy annealing furnace tools to world-wide customers,” said Dr. Bob Wu, director of sales and marketing of Poongsan. “We look forward to continuing our strategic partnership with SEMATECH as we work toward developing emerging technologies and improving products.”

As a member of SEMATECH’s FEP program, located at the College of Nanoscale Science and Engineering (CNSE) of the University at Albany, Poongsan will collaborate with SEMATECH’s engineers and leverage SEMATECH’s activities in advanced test structures, advanced materials and device electrical characterization to improve processing technologies to increase mobility and reduce interfacial defects. Specifically, SEMATECH and Poongsan will collaborate on passivation of silicon and non-silicon gate stacks and other interfaces.

“To achieve better device performance and help shape the next generations of nanoelectronics, it’s necessary to partner to share know-how in materials, processing, equipment development and device technologies,” said Paul Kirsch, SEMATECH’s director of Front End Processes. “Poongsan’s proven expertise in high-pressure annealing processes will complement our own device and process expertise. We will work together on the technical and manufacturing gaps to address the continued scaling needs of today’s aggressive chip manufacturing market.”

The goal of SEMATECH’s FEP program is to provide novel leading-edge materials, processes, structural modules and electrical and physical characterization methods to support the continued scaling of logic and memory applications.

Tell Us What You Think

Do you have a review, update or anything you would like to add to this news story?

Leave your feedback
Your comment type
Submit

While we only use edited and approved content for Azthena answers, it may on occasions provide incorrect responses. Please confirm any data provided with the related suppliers or authors. We do not provide medical advice, if you search for medical information you must always consult a medical professional before acting on any information provided.

Your questions, but not your email details will be shared with OpenAI and retained for 30 days in accordance with their privacy principles.

Please do not ask questions that use sensitive or confidential information.

Read the full Terms & Conditions.